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The problem: 
A Exclusive-Or B, written A® B, is commonly im-
plemented with conventional (And/Or, Nor, Nand, etc.) 
logic connectives. Such implementation, however, re-
quires an excessively large number of connectives 
(normally five) to perform the one logic operation. 
Desired, therefore, is a single, simple Exclusive-Or 
connective; its proper use would substantially reduce 
total system hardware and number of interconnections 
between logic modules. The reduction is demonstrated 
in the familiar full adder where the sum bit S is com-
monly implemented with five multi-input conven-
tional connectives; only two (two-input) Exclusive-Or 
connectives are required, however, since S can be ex-
pressed as S = A® B® C, where A, B, and C repre-
sent the augend, addend, and carry, respectively. 
Furthermore, the common implementation requires 
both assertion and negation inputs.
The solution: 
The essential feature of the circuit is contained in 
the left portion of the figure, where CRi, CR2, R5, R6, 
and Q2 are interconnected to perform the necessary 
switching for the Exclusive-Or operation. The right 
portion merely amplifies, restores, and inverts the 
signal. 
How it's done: 
Assume that the nominal voltages of 
—6 and 0 
represent true and false, respectively. By examining 
the four input conditions, it is seen that CRi, CR2, 
R5, R6, and Q2's base and emitter are interconnected 
so that Q2 conducts 1ff (if and only if) either of the 
two inputs is true and the other is false (i.e., 1ff A ) B). 
R7 optimizes the input noise rejection by establishing 
the proper turn-on threshold of Q2. 
The relative values of Ri, R3, and R4 are such as 
to give maximum drive capability (four unit loads or 
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9.6 ma) without exceeding one unit load (2.4 ma) at 
the input. In addition, the relative values of R3 and R4 
are such that they maintain Q2 in the off condition 
even in the presence of 2 volts noise. 
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